We report for the first time, the effect of Stress Memorization Technique (SMT) for pMOSFET in our developed Dopant Confinement Layer (DCL). We successfully improved the short channel effect with keeping a high drive current. DCL technique dose not affect halo, extension and source/drain (S/D) profiles. The higher dopant concentration in DCL resulted in both the better hole mobility and the thinner equivalent oxide thickness of inversion layer capacitance (T eff ). Consequently, the highest drive current of 1004 A/ m was obtained / I off =161 nA/ m at |V dd |=1.0 V for 37 nm gate length pMOSFET.
Introduction
Recently, the use of strain techniques has become the most current technology for CMOSFETs [1, 2] . SiGe-SD structure has been considered to be a promising stressor for enhancing the pMOSFETs performance. For nMOSFET, the SMT has been reported as a process-induced booster that an together with SIN stressed liner [3, 4] . However, the effect of SMT for pMOSFET is previously-unreported. For pMOSFET, it has been reported that device performance degrade by capping layer [4] . We have already proposed the most effective solution, named as DCL structure to maximize its effect on nMOSFET performances [5] . In this paper, we present SMT effects and superior electrical characteristics of DCL pMOSFET. These characteristics are competitive among the latest published data of metal / high-k gate or (110) substrate [6, 7, 8] . Figure 1 shows the concept of our sub-40 nm pMOSFET. The important feature is DCL technique. Note that DCL technique can be simply added on conventional CMOSFET structure. The gate insulator was an optimized oxynitride film and 1st amorphous Si ( -Si) layer were formed. Then, Boron implantation of 1st -Si layer was performed in pMOS region. After implantation of 1st -Si layer, 2nd -Si layer was formed at low temperature to suppress grain growth. The lamination of DCL and 2nd -Si layer were etched for the gate electrode formation. Shallow extensions were formed by subkeV implantation. After S/D region was implanted, dopant was activated using spike anneal. In addition, strong strain was added to the channel region at the same time. We used optimized Ni silicide process. Activation anneal for implanted dopants induces sufficient strain in channel related to DCL. Fig. 2 shows the extracted effective hole mobility versus the effective field for various dopant concentration in DCL, where maximum effective hole mobility of highest dopant concentration is higher by 28 % than that of low dopant concentration device. For comparison, the universal (100) hole mobility curve is also shown. It is found that the hole mobility is higher than universal curve. This enhancement is due to SiGe-SD and compressive liner. This Significant improvement is due to the stress induced effectively by highest dopant concentration in DCL. Fig. 3 shows dependence of effective hole mobility max on dopant concentration between 1.0E14 and 2.0E15 atoms/cm-2 of pMOSFETs. Highest dopant concentration increased the effective hole mobility up to 28 %. In order to clarify mechanism, we measured the channel strain by Nano Beam Diffraction (NBD). The strain was analyzed in channel center and both high and low dopant concentration cases were plotted. The vertical strain yy shifted from minus (compressive) to plus (tensile). Fig. 4 shows dependence of the effective hole mobility max and liner drive current on vertical strain yy of pMOSFETs. The effective hole mobility max and liner drive current almost indicate a similar tendency with vertical strain. These results are mainly due to the vertical strain yy induced by highest dopant concentration in DCL. Well controlled subthreshold slope of 92mV/dec was obtained for 37nm gate length pMOS (Fig. 5) . The DIBL was 120 mV/V. These results prove the SCE control capability in DCL. Fig. 6 shows Id-Vd characteristics of 37nm gate length pMOS. Highest drive current of 1004 A/ m for pMOS at |V dd |=1.0 V was obtained at off state leakage current of 161 nA/ m. Liner drive currents have improved dramatically, too. This result is mainly due to the stress induced by higher dopant concentration in DCL.
Results and Discussion

Conclusions
We reported the effect of SMT for pMOSFET. Both hole mobility and suppression of depletion effect in gate electrode are improved by making higher dopant concentration in DCL. Applying optimized DCL structure, we achieved highest drive current of 1004 A/ m for 37nm gate length pMOSFET at |V dd |=1.0 V without adopting any new materials or (110) substrate. These characteristics are competitive among the latest published data of metal gate or (110) substrate. 
